The pulsed PECVD involves modulation of standard 13.56 MHz RF plasma in the kHz range. This allows an increase in the electron density during the 'ON' cycle, while in the 'OFF' cycle neutralizing the ions responsible for dust formation in the plasma. In this work, we report the development of state of the art nano-crystalline Si (nc-Si:H) materials using Pulsed PECVD technique with 220 crystallite orientation, grain size of ~200 Å, low O concentration and a minority carrier diffusion length, L d , of ~1.2 µm. The crucial effects of p/i interface and the incubation layer have been investigated and an efficiency of ~7.5% for single junction nc-Si:H p-i-n device has been achieved for the i-layer thickness of 1.4 µm, using non optimized textured substrates.
Introduction
Amorphous silicon (a-Si:H) materials are used in diverse application such as in active matrix displays, electrophotography, image sensors and solar cells. Although solar cell conversion efficiency,η, (~15.0% initial, small area) has been obtained with amorphous silicon (a-Si:H) [1] , prepared by the plasma enhanced chemical vapor deposition (PECVD) technique, the intrinsic light induced degradation remains an impediment for large scale usage. Despite advances in device design, the efficiency of commercial modules is low, ~ 8%. Moreover, the deposition rate (DR) for "device quality" a-Si:H films remains low (~1 Å/s) and the gas utilization rate (GUR) is generally poor (<8%) leading to a high cost of production.
Because instability should not be a major issue, the use of micro-(or rather nano-) crystalline Silicon (nc-Si:H) is attracting much attention, via deposition techniques, such as the PECVD [2, 3] , VHF-PECVD [4] , gas Jet [5] and HWCVD [6] . All of these techniques have resulted in η of 7-9% and the so called "micro-morph" cell (comprising of a-Si:H and nc-Si:H devices) using the PECVD technique has resulted in η~13% at a deposition rate of ~1 Å/s [7] ; as the film thickness requirement in the device (for nc-Si:H) is in the range of 1-3 µm, this is then an impractical approach. Using a similar deposition approach and device configuration, Kaneka Co. has reported large area modules with a stabilized, η of ~10% [8] . Using the HWCVD technique, Klein et al. [6] have reported η~ 9.0% efficiency for n-i-p solar cells, while it is ~8% for stable device, but at a DR ~1 Å/s). Using VHF-PECVD technique, the DR has been increased to 5 Å/s with η ~ 7%, in a single junction configuration. Using a conventional PECVD (high pressure and low substrate temperature) technique, η > 9% [2, 3] has been achieved, but these process conditions are not conducive for production due to potential yield problems. The scale up with of VHF-PECVD is problematical [9] as would be expected for the Jet deposition technique also. Hence all of the techniques, so far studied, confront the low DR, dust formation, and/or the compatibility issue of large area deposition.
A technique that we consider, in this paper, uses a pulsed PECVD technique. This can, in addition to increasing the DR, suppresses dust formation [10] . This is accomplished by modulating the plasma in the range of 1 to 100 kHz and with an ON-to OFF-time ratio of 10-50%, so that negatively charged particles can be extracted before they grow to sizes that can cause manufacturing yield problems. The time averaged plasma properties when so modulated also differ markedly from those generated using continuous wave (CW) excitation. Because the discharge in the plasma is not in equilibrium, time modulation permits tuning of processing conditions and hence growth and surface of the resulting films can be manipulated in a rapid fashion. Previously we have shown that state of the art a-Si:H materials and solar cells can be produced using this technique [11, 12] and that we have successfully produced devices on a larger area (30 cm × 40 cm). It should be emphasized that the technique is consistent with all existing systems in the field as the inclusion of this technique only requires a minor modification. In this paper, we extend the pulsed PECVD study to grow state of the art nc-Si:H films and single junction solar cells based on nc-Si:H.
Experimental methods
The nc-Si:H films and solar cells were deposited in a commercially available PECVD cluster tool system specifically designed for the thin film semiconductor market and manufactured by MVSystems, Inc. The pulsing (between 1-100 kHz) was superimposed onto a 13.56 MHz signal applied to the RF plate. The process conditions for nc-Si:H depositions were, RF power, 10-70 Watts, a flow rate of silane, 2-50 sccm, hydrogen dilution of 90-99%, deposition pressure, 200-9000 mTorr and the heater temperature (T H ) during film growth, 100 °C-450 °C.
Results and discussion

Nano-crystalline Silicon: material properties
There are several factors which determine the opto-electronic properties of nc-Si:H such as the orientation and passivation of grains, oxygen concentration, voids, crystalline fraction etc. From a device point of view the critical factors is the minimization of the incubation layer, control of interfaces, effect of textured substrate, etc.
We have used a proprietary modified Pulsed PECVD technique to deposit nc-Si:H absorber intrinsic layer in "superstrate" type (glass/TCO/ZnO/nc-p/nc-i/a-n/Ag) configuration, while the doped layers (nc-p and a-n + ) were grown using the normal CW (fixed frequency of 13.56 MHz) technique. The structural studies were performed on actual p-i-n devices grown simultaneously on c-Si wafer using XRD, FTIR and cross sectional TEM. The minority carrier diffusion length (L d ) was estimated from a reverse bias quantum efficiency (QE) experiment after determining the depletion width from capacitance-voltage (C-V) measurements. [14] . It was surmised that the O may segregate at the grain boundaries and hence the O 3+ donors lead to an increase in the recombination at the surface, i.e.
high surface recombination velocity. With the use of appropriate process conditions a passivation reaction, such as O-Si 3 + + H → Si-O-Si + Si-H can take place [15] , which promotes passivation of bonds at the grain boundaries with the result that there is a minimization of recombination at the grain boundaries and an improvement in the properties of the material. Evidence for this also provided by the related work on fine grained (size ~0.25 µm) poly-Silicon thin film transistors (TFT's) [16] ; in this, the ON/OFF characteristics, V th (threshold voltage), field effect mobility are improved when the as-deposited TFT is subjected to H, O and H+O plasmas, with the latter exhibiting the best characteristics. For a gate voltage, V g >V th , the technique allows the investigation of transport of carriers above the conduction band and across the grain boundaries. Hence, the appropriate parameter to measure is the activation energy of such transport as any impediment to its flow will be reflected in its changes. It was shown that the activation energy (for V g -V th = 10 volts) was the lowest (< 30 meV) for the O + H plasma treatment while in the as-deposited TFT, the activation energy > 140 meV. This study would lend support to the suggestion of the passivation reaction discussed above, leading to good passivation of the grain boundaries.
We have measured L d in an actual solar cell configuration, using C-V technique at a frequency of 100 Hz. At such a frequency, all states in the intrinsic layer of the cell up to ~0.5 eV below the conduction band should respond to the capacitance signal. 
Nano-crystalline Silicon: solar cells
The p/i interface, in a superstrate-type (p-i-n) device, plays a crucial role in determining the device performance, as nc-Si:H often starts with an amorphous incubation phase, the extent of which sensitively varies with the film growth conditions. Figure 8 shows the illuminated J-V characteristics of nc-Si:H p-i-n devices and we note a significant improvement in the device characteristics when the incubation layer has been eliminiated. Figure 9 shows the nc-Si:H p-i-n device performances (Voc, Jsc, FF, η), under AM1.5 illumination, as a deviation from optimum heater temperature (T opt ) of the nc-i layer growth. We have achieved η ~ 7.5% (FF of 0.69) with an i-layer thickness of ~ 1.4 µm. Figure 10 shows the relative quantum efficiency (QE) for nc-i layer fabricated at three different heater temperature. All three devices exhibit similar QE at the long wavelength (750 nm -1000 nm) region indicating that the i-layer properties (crystalline fraction and size) are identical as also noted from the XRD spectra in Fig.2 .
However, there is a small difference at the short wavelength region (400 nm -650 nm) for the device grown at T opt , resulting in a slight increase in J sc (Fig. 9 ). Figure 11 shows the variation of J sc as a function of i-layer thickness at three different T H . The value of J sc starts to drop for the i-layer thicker than ~ 1.1 µm for higher T H . However at lower T H (closer to T opt ), J sc increases continuously with the thickness of ilayer, which is a consequence of an improved i-layer quality in terms of improved L d (presumably, a better grain boundary defect passivation) at lower T H . Figure 12 shows the dark J-V characteristics of the two devices (0.8 µm and 2.1 µm thickness) grown at T opt . Interestingly, the dark J-V characteristics shows a better device performance for thicker ilayer, which is indicative of better i-layer quality for the thicker film. There is some evidence in literature that the nc-Si:H material properties can in fact improve with thickness. For instance, using the SPV technique, L d improved from 0.8 µm to 1.2 µm when thickness was increased from 1 µm to 3 µm respectively [17] . Kitagawa et al reported that the [intensity ratio of (220) to (111)] I 220 /I 111 increase with thickness [18] . In contrast, Klein et al [6] report that the diode quality factor (estimted from dark J-V characteristics using the diode equation, J dark = J 0 [exp(eV/nkT)-1], where n is the diode quality factor) increases from 1.4 to 1.8 when the device thickness is changed from 1 µm to > 3 µm and attribute this to increased recombination within the bulk. However, in the inset of Fig. 12 , we show that for the pulsed PECVD produced devices, n decreases as the device thickness increase, which lends support to the notion that the material properties actually improve with thickness.
Lastly, we show in Fig. 13 , the cross sectional TEM for one of our high efficiency device. It is to be noted that the grain grows perpendicular to the substrate and tends to collide (indicated by two arrows in Fig.13 ) with the neighboring grains and is due to the texturing of Asahi TCO substrate. Such a grain collision during film growth may lead to poorer (defective) grain boundaries [2] . It should be noted that the texture of Asahi TCO has been optimized for a-Si:H based devices, and the Fig. 13 clearly indicates that such texturing is not proper for nc-Si:H based devices. Therefore, there is significant room for further improvement in device efficiency by developing a proper TCO texturing suitable for nc-Si:H film growth and using ZnO/Ag as back contact.
Conclusion
The pulsed PECVD technique, by necessity, leads to a non-equilibrium plasma condition and appears to suppress the nucleation centers that subsequently lead to dust, which in turn could reduce the structural defects in the film. Inset shows the variation of diode quality factor,n, as a function of thickness of nc-Si:H in a p-i-n device structure. 1.E-09
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